

The MC4581/MC4582/MC4583 are low-voltage, CMOS analog ICs configured as an 8-channel multiplexer (MC4581), two 4-channel multiplexers (MC4582), and three single-pole/double-throw (SPDT) switches (MC4583).

These CMOS devices operate with a +2V to +12V single supply. Each switch can handle Rail-to-Rail® analog signals. Off-leakage current is only 2nA at +25°C. All digital inputs have 0.8V to 2.0V logic thresholds to ensure TTL/CMOS-logic compatibility when using a +12V supply.

### **Applications**


Audio and Video Signal Routing Data-Acquisition Systems Communications Circuits Automotive DSL Modem

- +3V Logic-Compatible Inputs (VIH = 2.0V, VIL = 0.8V)
- Guaranteed On-Resistance: 80∧ with +12V Supply
- Guaranteed 4∧ On-Resistance Match Between Channels
- Guaranteed Low Off-Leakage Current: 2nA at +25°C
- Guaranteed Low On-Leakage Current: 2nA at +25°C
- +2V to +12V Supply Operation
- TTL/CMOS-Logic Compatible
- Low Crosstalk: -96dB (MC4582)
- High Off-Isolation: -90dB
- Tiny 4mm · 4mm Thin QFN Package
- Pin Compatible with Industry-Standard 74HC4051/74HC4052/74HC4053 and MAX4051/MAX4052/MAX4053

# **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MC4581ESE	-40°C to +85°C	16 Narrow SO
MC4581EEE	-40°C to +85°C	16 QSOP
MC4581ETE	-40°C to +85°C	16 Thin QFN (4mm x 4mm)

### Ordering Information continued at end of data sheet.



Pin Configurations/Functional Diagrams continued at end of data sheet.



## Low-Voltage, CMOS Analog Multiplexers/Switches

### **ABSOLUTE MAXIMUM RATINGS**

(All Voltages Referenced to GND, Unless Otherwise Noted.)
Vcc0.3V to +13V
Voltage At Any Pin (Note 1)(GND - 0.3V) to (VCC + 0.3V)
Continuous Current into Any Terminal±20mA
Peak Current X_, Y_ or Z_
(pulsed at 1ms, 10% duty cycle)±40mA
ESD per Method 3015.7>2000V
Continuous Power Dissipation (TA = +70°C)
16-Pin Narrow SO (derate 8.7mW/°C above +70°C)696mW
16-Pin QSOP (derate 8.3mW/°C above +70°C)667mW
16-Pin Thin QFN (derate 16.9mW/°C above +70°C) .1349mW
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Junction Temperature+150°C
Note 1: Voltages exceeding VCC or GND on any signal terminal are

**Note 1:** Voltages exceeding VCC or GND on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ELECTRICAL CHARACTERISTICS

 $(VCC = +12V \pm 5\%, V_H = 2.0V, V_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		TEMP	MIN	TYP (NOTE 3)	МАХ	UNITS
ANALOG SWITCH								
Analog Signal Range	Vx, Vy, Vz			-40°C to +85°C	0		Vcc	V
Switch On-Besistance	Bau	Vcc = 11.4V; Ix, Iy	, lz = 1mA;	+25°C		50	80	Ω
Switch On-Hesistance	Ron	Vx, Vy, Vz = 10V		-40°C to +85°C			100	52
Switch On-Resistance	ΔBON	Vcc = 11.4V; lx, ly	, Iz = 1mA;	+25°C		1	4	Ω
Match Between Channels	ABON	$V_X, V_Y, V_Z = 10V$ (1	Note 4)	-40°C to +85°C			5	52
Switch On-Resistance	Pro estatu	Vcc = 11.4V; Ix, Iy, Iz = 1mA;		+25°C		5	12	Ω
Flatness	RFLAT(ON) VX_, VY_, VZ_ = 1.5V, 6V, 10V (Note 5)		ov, 6v, 10v	-40°C to +85°C			15	
V V 7 0#1-share	IX_(OFF).	V <sub>CC</sub> = 12.6V;		+25°C	-2		+2	- 4
X_, Y_, Z_ Off-Leakage	IY_(OFF), IZ_(OFF)	Vx_, Vy_, Vz_ = 1V Vx, Vy, Vz = 10V, 1		-40°C to +85°C	-10		+10	nA
		V <sub>CC</sub> = 12.6V;		+25°C	-2		+2	
V V 7 0#1 +	X(OFF)	Vx_, Vy_, Vz_ =	MC4581	-40°C to +85°C	-100		+100	
X, Y, Z Off-Leakage	IY(OFF), IZ(OFF)	1V, 10V; Vx, Vy, Vz = 10V,	MC4582	+25°C	-2		+2	nA
	·2(OFF)	1V (Note 6)	MC4583	-40°C to +85°C	-50		+50	
X X 70-1			MONTON	+25°C	-2		+2	
	X(ON)	V <sub>CC</sub> = 12.6V; V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 10V, 1V (Note 6)	MC4581	-40°C to +85°C	-100		+100	- 4
X, Y, Z On-Leakage	I <sub>Y(ON)</sub> , I <sub>Z(ON)</sub>		MC4582	+25°C	-2		+2	nA
	12(ON)	MC45		-40°C to +85°C	-50		+50	



# Low-Voltage, CMOS Analog Multiplexers/Switches

PARAMETER	SYMBOL	CONDITIONS		ТЕМР	MIN	TYP (NOTE 3)	MAX	UNITS	
DIGITAL I/O (INH, ADD_)									
Logic Input High Threshold	V <sub>AH</sub> , V <sub>BH</sub> , VCH. VENABLE_H			-40°C to +85°C		1.5	2.0	٧	
Logic Input Low Threshold	V <sub>AL</sub> , V <sub>BL</sub> , V <sub>CL</sub> , V <sub>ENABLE_L</sub>			-40°C to +85°C	0.8	1.5		٧	
Input Current High	I <sub>AH</sub> , I <sub>BH</sub> , ICH, IENABLE_H	VA, VB, VC, VENABLE = 2.0V		+25°C	-1		+1	µА	
Input Current Low	I <sub>AL,</sub> I <sub>BL</sub> , I <sub>CL</sub> , IENABLE_L	$V_{A_{\nu}} V_{B}, V_{C}, V_{ENABLE} = 0.8V$		+25°C	-1		+1	μД	
SWITCH DYNAMIC CHAR	ACTERISTIC	-							
Enable Turn-On Time	tou	V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 10V, t <sub>ON</sub> R <sub>L</sub> = 300Ω, C <sub>L</sub> = 35pF, Figure 1		+25°C		100	200	na	
	KON			-40°C to +85°C			200		
5 H T 6775		Vx Vy Vz_ = 10	V.	+25°C		40	100		
Enable Turn-Off Time	$t_{DFF}$ $H_L = 300\Omega$ , $C_L = 35pF$ , Figure 1		1	-40°C to +85°C			150	ns	
		$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 10V,$		+25°C		90	200		
Address Transition Time	TRANS	$R_L = 300\Omega$ , $C_L = 35pF$ , Figure	2	-40°C to +85°C			200	ns	
Break-Before-Make Time	t88M	$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 10$ $R_L = 300\Omega$ , $C_L = 35pF$ , Figure	V,	-40°C to +85°C		20		ns	
Charge Injection (Note 7)	a	CL = 1nF, Rs = 0Ω Figure 4	e, Vs = 0V,	+25°C		0.5		рС	
Input Off-Capacitance	Cx_(off), CY_(Off), CZ_(Off)	Vx_, Vy_, Vz_ = 0V f = 1MHz, Figure \$		+25°C		4		pF	
	CX(OFF),	Vx_, Vy_,	MC4581			18			
Output Off-Capacitance	CY(OFF),	$V_Z = 0V$ , f = 1MHz.	MC4582	+25°C		10		рF	
	CZ(OFF)	Figure 5	MC4583			6			
	CX(OFF),	V <sub>X_</sub> , V <sub>Y_</sub> ,	MC4581			25			
Output On-Capacitance	CY(OFF)	$V_{Z} = 0V$ , f = 1MHz,	MC4582	+25°C		17		рF	
	CZ(OFF)	Figure 5	MC4583	MC4583		12.5			

(VCC = +12Y ±5%, V\_H = 2.0V, V\_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Notes 2, 3)



## Low-Voltage, CMOS Analog Multiplexers/Switches ELECTRICAL CHARACTERISTICS (continued)

(VCC = +12V ±5%, V\_H = 2.0V, V\_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN TYP (NOTE 3)	МАХ	UNITS
Off-Isolation	VISO	$R_L = 50\Omega, f = 1MHz$ (Figure 7)	+25°C	-90		dB
Channel-to-Channel Crosstalk	VCT	$R_L = 50\Omega, f = 1MHz$ (Figure 7)	+25°C	-96		dB
Total Harmonic Distortion	Distortion THD $R_L = 600\Omega$ , $V_X$ or $V_Y$ or $V_Z$ = 5VP-P, +25°C f = 20Hz to 20kHz		+25°C	0.02		%
POWER SUPPLY		•				
Power-Supply Range	Vcc			2	12.6	V
Deves Queels Queent	lcc	V <sub>CC</sub> = 12.6V; V <sub>A</sub> , V <sub>B</sub> , V <sub>Z</sub> ,	+25°C	-1	+1	Αu
Power-Supply Current	ICC	VENABLE = VCC or 0V	-40°C to +85°C	-10	+10	μА

Note 2: Thin QFN packages are production tested at TA = +85°C. Limits over temperature are guaranteed by design.

Note 3: The algebraic convention used in this data sheet is where the most negative value is the minimum column.

**Note 4:**  $\otimes$ RON = RON(MAX) - RON(MIN).

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the

specified analog signal ranges.


Note 6: Leakage parameters are 100% tested at the maximum-rated hot operating temperature and guaranteed by design at

TA =

+25°C.

Note 7: Guaranteed by design, not production tested.

(VCC = 12V, VEN = GND, TA = +25°C, unless otherwise noted.)




Typical Operating Characteristics



## Low-Voltage, CMOS Analog Multiplexers/Switches

**Typical Operating Characteristics (continued)** (Vcc = 12V, VEN = GND, TA = +25°C, unless otherwise noted.)



Version 1.0



## Low-Voltage, CMOS Analog Multiplexers/Switches Pin Description

		PI	4				
MC	4581	MC4	582	MC48	583	NAME	FUNCTION
SO/QSOP	QFN	SO/QSOP	QFN	SO/QSOP	QFN	]	
1, 2, 4, 5, 12–15	2, 3, 10–13, 15, 16	_	_	_	_	X0-X7	Analog Switch Inputs 0-7
3	1	13	11	14	12	X	Analog Switch X Output
6	4	6	4	6	4	Enable	Digital Enable Input. Drive enable low or connect to GND for normal operation.
7, 8	5, 6	7, 8	5, 6	7, 8	5, 6	GND	Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to V <sub>CC</sub> .)
9	7	_	_	9	7	С	Digital Address C Input
10	8	9	7	10	8	B	Digital Address B Input
11	9	10	8	11	9	A	Digital Address A Input
16	14	16	14	16	14	Vcc	Positive Analog and Digital Supply Voltage Input. Bypass with a 0.1µF capacitor to GND.
—	_	11, 12, 14, 15,	9, 10, 12, 13	-	_	X0-X3	Analog Switch X Inputs 0–3
_	_	1, 2, 4, 5	2, 3, 15, 16	-	_	Y0-Y3	Analog Switch Y Inputs 0–3
		3	1	15	13	Y	Analog Switch Y Output
_	_	_	_	13	11	X1	Analog Switch X Normally Open Input
		_		12	10	XO	Analog Switch X Normally Closed Input
_	_	_	_	1	15	¥1	Analog Switch Y Normally Open Input
_	_	_		2	16	YO	Analog Switch Y Normally Closed Input
_	_	_	_	3	1	Z1	Analog Switch Z Normally Open Input
_	_	_	_	5	3	ZO	Analog Switch Z Normally Closed Input
—		_	_	4	2	Z	Analog Switch Z Output
_	EP	_	EP	-	EP	Exposed Pad	Bottom of QFN package only. Contains an exposed pad that must be tied externally to V <sub>CC</sub> .

**Note:** Input and output pins are identical and interchangeable. Any may be considered an input or output; signals pass equally well

in both directions.

Reality



### MC4581-MC4583 Low-Voltage, CMOS Analog Multiplexers/Switches Detailed Description

CMOS analog ICs that operate from a single supply of +2V to +12V. The MC4581 is configured as an 8channel multiplexer, the MC4582 as two 4-channel multiplexers, and the MC4583 as three singlepole/ double-throw (SPDT) switches. These devices can handle rail-to-rail analog signals with only 2nA of offleakage current at +25°C. The MC4581/MC4582/MC4583 are TTL/CMOSlogic compatible with 0.8V to 2.0V logic thresholds for all digital inputs when operating from a +12V supply.

### **Applications Information** Power-Supply Considerations

The MC4581/MC4582/MC4583s' construction is typical of most CMOS analog switches. The supply input, VCC, is used to power the internal CMOS switches and sets the limit of the analog voltage on any switch. Reverse ESD protection diodes are internally connected between each analog signal pin and both VCC and GND. If any analog signal exceeds VCC or goes below GND, one of these diodes conducts. During normal operation, these reverse-biased ESD diodes leak, causing the only current drawn from VCC or GND. Virtually all the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse biased differently by either VCC or GND and the analog signal. This means that leakage varies as the analog signal varies. The difference in the two diodes' leakage to VCC and GND constitutes the analog signal-path leakage current.

Because there is no connection between the analog signal paths and GND, all analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. Because of this, both sides of a given switch can show leakage currents of either the same or opposite polarity.

VCC and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels into switched VCC and GND signals to drive the gates of the analog switches. This drive signal is the only connection between the logic supplies (and signals) and the analog supplies. The logic-level thresholds are TTL/CMOS compatible when VCC is +12V.

### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence VCC first, followed by the logic inputs and analog signals.

#### Pin Nomenclature

The MC4581/MC4582/MC4583 are pin compatible with the industry-standard 74HC4051/74HC4052/74HC4053 and the MAX4051/MAX4052/MAX4053.

ENABLE	SEL	ECT INPU	TS		ON SWITCHES	
INPUT	C,	C' B		MC4581	MC4582	MC4583
н	Х	Х	Х	All switches open	All switches open	All switches open
L	L	L	L	X-X0	X-X0, Y-Y0	X-X0, Y-Y0, Z-Z0
L	L	L	Н	X–X1	X-X1, Y-Y1	X-X1, Y-Y0, Z-Z0
L	L	Н	L	XX2	X-X2, Y-Y2	X-X0, Y-Y1, Z-Z0
L	L	Н	Н	X–X3	X-X3, Y-Y3	X-X1, Y-Y1, Z-Z0
L	н	L	L	XX4	X-X0, Y-Y0	X-X0, Y-Y0, Z-Z1
L	Н	L	Н	X-X5	X-X1, Y-Y1	X-X1, Y-Y0, Z-Z1
L	н	н	L	XX6	X-X2, Y-Y2	X-X0, Y-Y1, Z-Z1
L	н	н	н	XX7	X-X3, Y-Y3	X-X1, Y-Y1, Z-Z1

### Table 1. Truth Table/Switch Programming

X = Don't care.


\*C not present on MC4582.

**Note:** Input and output pins are identical and interchangeable. Either may be considered an input or output; signals pass equally

well in either direction.

#### Version 1.0





w-Voltage, CMOS Analog Multiplexers/Switches

Figure 1. Enable Switching Times



# Low-Voltage, CMOS Analog Multiplexers/Switches





Figure 2. Address Transition Time

Version 1.0




## Low-Voltage, CMOS Analog Multiplexers/Switches



### Version 1.0



## Low-Voltage, CMOS Analog Multiplexers/Switches



CROSSTALK (MAX4582/MAX4583) IS MEASURED FROM ONE CHANNEL (A, B, C) TO ALL OTHER CHANNELS.

SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED.

Figure 6. Off-Isolation, On-Loss, and Crosstalk




Chip Information

## Low-Voltage, CMOS Analog Multiplexers/Switches

Pin Configurations/Functional Diagrams (continued)

TOP VIEW




### Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MC4582ESE	-40°C to +85°C	16 Narrow SO
MC4582EEE	-40°C to +85°C	16 QSOP
MC4582ETE	-40°C to +85°C	16 Thin QFN (4mm x 4mm)
MC4583ESE	-40°C to +85°C	16 Narrow SO
MC4583EEE	-40°C to +85°C	16 QSOP
MC4583ETE	-40°C to +85°C	16 Thin QFN (4mm x 4mm)


TRANSISTOR COUNT: 219 PROCESS: CMOS





# Low-Voltage, CMOS Analog Multiplexers/Switches


### Package Information




	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
В	0.014	0.019	0.35	0.49
С	0.007	0.010	0.19	0.25
0	0.050	D BSC	1.27	BSC
E	0.150	0.157	3.80	4.00
Н	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27

VARIATIONS:

	INCHES		INCHES MILLIMETERS			
DIM	MIN	MAX	MIN	MAX	Ν	MS012
D	0.189	0.197	4.80	5.00	8	AA
D	0.337	0.344	8.55	8.75	14	AB
D	0.386	0.394	9.80	10.00	16	AC





FRONT VIEW




NOTES:


- 1. D&E DO NOT INCLUDE MOLD FLASH.
- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").
- LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
  CONTROLLING DIMENSION: MILLIMETERS.
  MEETS JEDEC MS012.
  N = NUMBER OF PINS.



# Low-Voltage, CMOS Analog Multiplexers/Switches

Package Information (continued)





	INCHES		MILLIM	ETERS		
DIM	MIN	MAX	MIN	MAX		
Α	.061	.068	1.55	1.73		
A1	.004	.0098	0.102	0.249		
A2	.055	.061	1.40	1.55		
В	.008 .012		0.20	0.30		
С	.0075	.0098	0.191	0.249		
D		SEE VA	RIATION	S		
Ε	.150	.157	3.81	3.99		
e	.025	5 BSC	0.635 BSC			
н	.230	.244	5.84	6.20		
h	.010	.016	0.25	0.41		
L	.016	.035	0.41	0.89		
N	SEE VARIATIONS					
α	0*	8.	0*	8*		

#### VARIATIONS:


	INCHE	S	MILLIM	MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	N	
D	.189	.196	4.80	4.98	16 AB	
S	.0020	.0070	0.05	0.18		
D	.337	.344	8.56	8.74	20 AD	
s	.0500	.0550	1.270	1.397		
D	.337	.344	8.56	8.74	24 AE	
S	.0250	.0300	0.635	0.762		
D	.386	.393	9.80	9.98	28 AF	
S	.0250	.0300	0.635	0.762		

#### NDTES:


- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
  MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
- CONTROLLING DIMENSIONS: INCHES.
  MEETS JEDEC M0137.







# Low-Voltage, CMOS Analog Multiplexers/Switches





## Low-Voltage, CMOS Analog Multiplexers/Switches

Package Information (continued)

COMMON DIMENSIONS												
PKG	12L 4×4			16L 4×4			20L 4×4			24L 4×4		
REF.	MIN.	NDM.	MAX.									
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	0.20 REF											
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
Е	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e	0.80 BSC.			0.65 BSC.			0.50 BSC.			0.50 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N	12			16			20			24		
ND	3			4			5			6		
NE	3			4			5			6		
Jedec Var.	WGGB			WGGC			VGGD-1			WGGD-2		

EXPOSED PAD VARIATIONS										
PKG.		D2		E2						
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.				
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25				
T1644-2	1.95	2.10	2.25	1.95	2.10	2.25				
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25				
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63				

#### NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- S. DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- $\triangle$  ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- $\cancel{8}$  coplanarity applies to the exposed heat sink slug as well as the terminals.
- 9. DRAWING CONFORMS TO JEDEC MO220.